Abstract-A highly digital two-stage fractional-N phaselocked loop (PLL) architecture utilizing a first-order 1-bit frequency-to-digital converter (FDC) is proposed and implemented in a 65 nm CMOS process. Performance of the first-order 1-bit FDC is improved by using a phase interpolatorbased fractional divider that reduces phase quantizer input span and by using a multiplying delay-locked loop that increases its oversampling ratio. We also describe an analogy between a time-to-digital converter (TDC) and a FDC followed by an accumulator that allows us to leverage the TDC-based PLL analysis techniques to study the impact of 
figurability, and compatibility with manufacturing processes that are optimized for digital circuits. Use of a digital loop filter (DLF) in fractional-N PLLs obviates the need for external loop filter components, providing area and cost benefits over their analog counterparts. Additionally, digital PLL architectures are more amenable to quantization noise cancellation [1] . To leverage these benefits, various digital fractional-N PLL architectures have been proposed. These can be broadly classified in the following four categories: 1) PLLs with integer dividers and time-to-digital converters (TDCs) [1] , [2] ; 2) fractional divider-based PLLs utilizing digital-to-time converters (DTCs) [3] [4] [5] ; 3) fractional counter-based PLLs [6] , [7] ; and 4) frequency-to-digital converter (FDC)-based PLLs [8] [9] [10] . Most of these implementations of low-noise digital fractional-N PLL architectures require a high-resolution TDC or DTC with calibrated gain for effective quantization noise cancellation, which may increase the power consumption or implementation complexity.
In this paper, we present a low-power PLL architecture that achieves low output jitter without using either a highresolution TDC or DTC and does not utilize any calibration. This is achieved by using a fractional divider-based 1-bit first-order FDC. Use of a phase interpolator (PI) for fractional division improves the performance of the 1-bit phase quantizer (PQ), while the first-order FDC reduces design complexity. We also propose the use of multiplying delaylocked loop (MDLL)-based integer-N reference multiplication to exploit the benefits of oversampling in a FDC. The rest of this paper is organized as follows. We discuss the first-order 1-bit FDC in more detail and propose improvements to conventional architecture in Section II. Section III provides the details of the proposed two-stage PLL architecture and its circuit implementation. Measurement results are shown in Section IV. We conclude by summarizing the findings of this paper in Section V.
II. FREQUENCY-TO-DIGITAL CONVERTER

A. Background
Principles of oversampling and noise shaping are commonly used in analog-to-digital and digital-to-analog converters. FDCs utilize the same principles to achieve high-resolution 0018-9200 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. frequency-to-digital conversion while utilizing a coarse quantizer. Some of the earlier FDC implementations include a FDC with digitally controlled oscillator (DCO) in the feedback [11] , a FDC utilizing a divider in the feedback [12] , and a FDC implemented using a subtractor with no feedback [13] , [14] . Compared with subtractorbased FDC, divider feedback-based FDC has a wide bandwidth feedback loop around PQ that minimizes phase error at the quantizer input [15] . Therefore, divider feedbackbased FDC architecture is chosen in this paper. As shown in Fig. 1(a) , a basic 1-bit first-order FDC consists of a dual-modulus divider (DMD) controlled by the output of a D flip-flop (DFF) [12] . A high-frequency clock, CK DCO , is divided by a factor of N or N + 1 based on the DFF output, D OUT . The output of DMD is used as D input of the flip-flop, while reference clock input (CK REF ) is used as its sampling clock. In this loop, the DMD acts as a phase integrator and the DFF acts as a 1-bit PQ. Therefore, this loop resembles a firstorder 1-bit modulator. Illustrative steady-state waveforms when frequency of CK DCO (F DCO ) is 2.25 times the frequency of CK REF (F REF ) and N = 2 are shown in Fig. 1(b) . When CK REF lags the divider output CK DIV , the division ratio is changed to 3; otherwise, it is equal to 2. In steady state, FDC loop operates such that the average phase difference between CK DIV and CK REF is zero. Under this condition, it can be shown that the basic first-order FDC satisfies the following equation [12] :
where D OUT,avg is the average digital output of the FDC. Fig. 2 shows how a FDC may be used to achieve fractional-N frequency multiplication [9] , [10] . The DCO output clock (CK DCO 
It should be noted that for FDC shown in Fig. 1(a) , feedback gain of the PQ, and consequently, the quantization noise of FDC, depends on the DMD resolution. A modification to FDC, shown in Fig. 3(a) , overcomes this limitation [15] . The output of PQ is scaled by a factor, K FB < 1, and added to the fractional frequency control input, α, of a digital modulator ( ) that generates the multi-modulus divider (MMD) modulus, v [n] . As before, the MMD, acting as a phase integrator, in conjunction with the PQ makes this loop similar to a modulator. Furthermore, based on the PQ output, the digital modulator changes the average division ratio by a fractional value, K FB rather than an integer value as in the case of FDC shown in Fig. 1(a) . Consequently, it can be shown that the steady-state output of such FDC is
It is important to note that the use of digital modulator and MMD enables use of K FB < 2 −1 , which improves the quantization noise performance of FDC by reducing the effective feedback gain. When used in an FDC-based fractional-N PLL (FDCPLL), as shown in Fig. 3(b) , the input to FDC is zero in steady state. Therefore, we refer to this FDC architecture as "zero input" FDC. We note that the first-order FDC can also be thought of as a phase domain modulator [15] to arrive at the same conclusions. As we will show later, the performance of a 1-bit "zero input" FDC architecture can be improved significantly by using a PI-based fractional divider. To understand the impact of FDC on FDCPLL performance and the need for PI-based fractional divider, we delve into transfer function analysis of "zero input"
FDC in Section II-B.
B. TDC Analogy for FDC
It is useful to observe that the cascade of FDC and digital accumulator is analogous to a high-resolution TDC. Therefore, by deriving equivalent TDC characteristics, we can utilize well-known TDC-based PLL analysis techniques to predict the impact of FDC characteristics on FDCPLL performance.
A detailed small signal model of the FDC along with an accumulator at its output is shown in Fig. 4 . The quantization error added by the digital modulator is denoted as E DDSM (z), while E PQ (z) denotes the quantization error of PQ. The linearized gain of the 1-bit PQ is denoted as K PQ , and the equivalent feedback DAC gain is denoted as T PQ . We denote signal transfer function (STF) of the FDC as STF(z) and phase quantization noise transfer function (NTF) as NTF(z). Therefore
A simplified small signal model using the above-mentioned transfer functions is shown in Fig. 5 . Contributions of reference phase noise, DCO phase noise as well as digital , and phase quantization error to the digital phase error output can be found if STF and NTF of the FDC are known.
A simplified small signal equivalent model shown in Fig. 6 (a) can be used to calculate STF and NTF of the FDC. PQ is modeled as a constant gain block with gain K PQ . Equivalent gain of the feedback DAC, T PQ , is equal to K FB T DCO . Assuming that there is no overloading of the FDC and that phase quantization noise power spectral density is white, STF is given by
Note that the dc gain of STF does not depend on the linearized PQ gain, K PQ . In contrast to bang-bang fractional-N PLLs [3] , this property of FDC obviates the need for dc gain calibration despite using a 1-bit PQ [15] .
NTF of the FDC can be shown to be It can also be shown that for low frequencies, quantization noise power spectral density referred to ERR 
Clearly, a larger K PQ results in lower input referred quantization noise.
It is interesting to note that while the dc gain of the STF does not depend on PQ gain, both STF bandwidth as well as low-frequency NTF gain depend on it. The effective linear gain of the 1-bit PQ can be calculated using the following equation [16] :
where t[n] is the phase error at the input of PQ. In the steady state, the phase error caused by digital modulator at the PQ input is given by [17] 
where is the quantization step size of the digital modulator and e[n] is the quantization error at its output. Therefore, for small values of K FB , probability density function (pdf) of t is the same as pdf of the running sum of the quantization error at the output of second-order digital modulator with constant input. In the cases where the quantization error of digital modulator behaves as a uniformly distributed random variable with white spectrum, the pdf of running sum of quantization error at the output of a second-order digital modulator with a step size of is a triangular pdf, as shown in Fig. 7 (a). Using this pdf, K PQ is calculated to be 2/ . Note that this sets the upper bound on the value of K PQ . In practice, various non-idealities and additional sources of jitter result in a lower K PQ . Fig. 7 (b) shows the simulated pdf of the PQ input for K FB = 2 −6 and K FB = 2 −1 overlaid on the pdf of running sum of digital modulator with quantization step size, = T DCO (equivalent to K FB = 0). It can be seen that large K FB increases PQ input span, which decreases K PQ . Clearly, to maximize K PQ , K FB must be reduced. However, there are two issues with reducing K FB below a certain limit. First, because full-scale range of the FDC is 2T PQ = 2K FB T DCO , a smaller value of K FB reduces full-scale range, which may result in increased in-band phase noise due to overloading. Second, STF bandwidth reduces with reduction in K FB , which is undesirable as it limits the bandwidth of the FDCPLL. To understand this, consider the continuous time approximation of STF, given by
The expression for its −3 dB bandwidth, ω -3 dB , is given by
which scales in proportion to K FB . Fig. 8(a) shows the simulated and estimated input-to-output transfer functions for various values of K FB , which confirm our analysis. Note that (6) and phase error statistics obtained from behavioral simulations are used to arrive at K PQ values for estimating transfer functions in Fig. 8(a) as well as all the subsequent estimated transfer function plots. It is also seen that for low K FB , the PQ gain mostly depends on quantization step size. When used in conjunction with an integer MMD, the quantization step size of digital modulator is as large as T DCO , which limits the maximum value of K PQ to 2/T DCO .
To be able to use the first-order 1-bit FDC in a wide bandwidth fractional-N PLL, a large F REF and and a large K PQ are needed [see (8) ]. Discussion in this section indicates that it is necessary to reduce the input span of the PQ to increase K PQ . To this end, we propose a fractional dividerbased first-order 1-bit FDC that utilizes a PI for fractional division [18] . 
C. Proposed PI-Based FDC
Reduction of PQ input span using a high resolution fractional divider in the context of bang-bang fractional-N PLLs was demonstrated in [3] and [4] . We employ similar technique in FDC, with a PI-based fractional divider chosen over a DTC-based fractional divider as it does not require gain calibration. An N PI bit PI can cancel the residual quantization error of an MMD, resulting in fractional division with N PI bit resolution. Consequently, the input span of the PQ is limited to T DCO /2 N PI −1 [3] . A simplified block diagram of the proposed FDC is shown in Fig. 9 . The digital modulator output is accumulated using a digital phase accumulator (DPA). The integer part of the DPA output controls an MMD, while the fractional part is used to control the PI to cancel the MMD quantization error. Fig. 6(b) shows a small signal equivalent block diagram of the proposed PI-based FDC. It is the same as that of a feedback gain-scaled FDC except for one crucial difference. The quantization step size of the digital modulator is reduced from T DCO to T DCO /2 N PI . Note that the fractional divider contributes no additional quantization error if the digital modulator output resolution is the same as PI resolution. A pdf based on simulated histogram of the PQ input phase error for a 6-bit PI-based FDC, shown in Fig. 10(a) , indicates that the input span of the PQ is reduced by a factor of 64. Therefore, the effective linear gain of the PQ, K PQ , increases to
in case of an N PI bit PI-based FDC when K FB is small. Simulations indicate that K PQ changes from 45/T DCO to 126/T DCO when K FB is reduced from 2 −6 to 2 −10 . The plot of estimated and simulated input-to-output STF is shown in Fig. 8(b) . The increase in STF bandwidth with the use of a PI-based fractional divider is evident from this plot. Equation (8) LG
where we have assumed H (z) is a conventional proportionalintegral type DLF. We have also ignored any other parasitic poles present in the loop. To simplify the analysis, consider the continuous time approximation, LG(s), of LG(z). It can be shown that
An approximate expression for unity gain frequency, ω u , is given by
To ensure good phase margin, ω u << ω -3 dB , where ω -3 dB is the pole introduced by STF of cascade of FDC and an accumulator, and is given by (8) . As mentioned in Section II-B, a higher reference frequency improves PLL stability by increasing ω -3 dB .
For noise analysis, we follow the parameterization method described in [19] . We define closed loop parameterization function, G(z), as
Let the power spectral densities of digital quantization noise, FDC quantization noise, DCO quantization noise, DCO phase noise, and reference phase noise be denoted as respectively. The overall output noise power spectral density is given by
The in-band phase noise of this PLL is limited by the FDC quantization error, E PQ (z). As explained previously, a larger reference frequency input to FDCPLL results in both wideband operation as well as lower quantization noise. Larger reference frequency also pushes the quantization noise of the digital modulator present in FDC to higher frequencies [20] . The effect of using a larger input reference frequency on FDC STF is shown in Fig. 10(b) . Behavioral simulations confirm that a higher reference frequency improves STF bandwidth of the FDC. To take advantage of the improved performance of the FDC-based PLL with higher input reference frequency, we propose the use of a two-stage PLL architecture shown in Fig. 13 . The first-stage digital MDLL generates a 500 MHz high-frequency reference (REF HF ) from a 31.25 MHz external crystal oscillator. The choice of MDLL is influenced by its excellent low-frequency phase noise performance due to reference injection mechanism [21] . REF HF is used as a reference input for the proposed PI-based FDC in the second-stage FDCPLL. The output of FDC is decimated by a factor of 4 to obtain 10-bit frequency error (F ERR ), which is accumulated to generate the phase error word ( ERR ). While the first-stage MDLL improves the performance of FDCPLL by increasing its reference frequency, it also adds phase noise. Therefore, careful design of the MDLL is necessary for achieving good overall performance. It is worth mentioning that the MDLL can be shared among multiple on-chip fractional-N PLLs, thus amortizing its power consumption. The increase in power consumption of the FDC digital blocks due to higher reference frequency will not be significant in highly scaled CMOS processes. In Section III-B, we describe the implementation of important circuits blocks in the proposed PLL.
B. Circuit Implementation
A simplified block diagram of the proposed PI-based FDC implementation is shown in Fig. 14 . The PI is implemented using a multi-phase generator (MPG) followed by a current-mode logic-based (CML) phase mixer [22] . As an LC-VCO is used in the second-stage FDCPLL, generation of quadrature phases for a PI placed before the MMD would have required I/Q phase dividers resulting in twice the quantization step size. On the other hand, the choice of placing PI after the divider avoids the need for quadrature phases. It also obviates the need for extra logic that would, otherwise, be needed for large phase shifts [4] and relaxes timing constraints for the PI control circuitry, albeit at the cost of worse linearity. A DFF implemented using double-tail latch type sense amplifier circuit [23] acts as 1-bit PQ. The output of the PQ is scaled and added to 20-bit fractional frequency control word N FRAC . A second-order digital modulator quantizes this input to generate a 6-bit output. An accumulator used as DPA generates control words for 6-bit phase mixer as well as multi-modulus integer divider. Integer division control word, N INT , is added to DPA output before feeding it to the MMD. It should be noted that this implementation introduces feedback loop delay of around four reference cycles. The impact of this loop delay is found to be negligible from behavioral simulations. The simplified block diagram of the MPG is shown in Fig. 15 . A shift register generates coarse clock phases ( 0 , 1 ) that are subsequently used in the phase mixer for interpolation. In addition, clocks for synthesized digital logic (CK DIG ) and phase mixer DAC (CK DAC ) are also generated by the MPG. To generate these signals, output of the MMD is sampled by using DFFs that are clocked by highfrequency clock output from DCO. As a result, outputs of the shift register DFFs are ideally spaced apart by DCO period, T DCO . In practice, clock-to-Q delays of DFFs also influence the phase spacing. Maintaining the phase spacing between 0 and 1 is important, as these phases are used by the phase mixer for fine phase interpolation. Any spacing error between these phases contributes to gain error in the PI characteristic. To minimize the spacing error, clock-to-Q delay mismatch of these flip-flops is minimized by matching their input as well as output parasitic capacitance loading. Furthermore, extra DFFs inserted at the beginning and at the end of the shift register ensure better matching between 0 and 1 waveforms at the cost of extra power. The outputs of these extra DFFs are used for clocking the digital logic as well as phase mixer DAC. Note that the phase spacing is not critical for these clock signals.
The phase mixer schematic is shown in Fig. 16 . As described before, phases 0 and 1 , which are T DCO apart, are generated by the MPG. As the MMD output waveform has a pulsewidth of 2T DCO , the waveforms for 0 and 1 inherit this pulsewidth. These pulses, spaced by T DCO , are passed through slew rate control buffers to a CML phase mixer. The mixer performs phase interpolation between 0 and 1 according to the 6-bit control word D PI . A 63-element thermometer-coded current steering DAC is used to control the interpolation weight in a monotonic fashion. PI linearity greatly impacts the spur performance of the FDCPLL. Therefore, interpolation linearity is improved by pre-distorting the DAC unit elements and controlling the rise/fall times of 0 and 1 [24] . We note that the pre-distortion of DAC unit elements is carried out during the design process, and no calibration is performed post-fabrication. As the duty cycle of MMD output is not equal to 50%, use of positive or negative edges of 0 and 1 waveforms for interpolation shows significantly different linearity performance. Use of negative edges results in clock waveforms that are similar to those of 50% duty cycle quadrature clocks near interpolation edge and, therefore, shows better phase linearity. Additionally, two fixed half LSB current sources in the phase mixer DAC ensure that current is never zero in both the CML mixer branches, which improves mixer phase settling time [24] . Fig. 17 shows the simulated typical non-linear characteristics including gain error of the phase mixer.
The block diagram of the first-stage digital MDLL is shown in Fig. 18 [25] . The MDLL utilizes a highly digital architecture. The reference edge is injected into the multiplexed ring oscillator using a select logic block, denoted as SELG in Fig.  18 , and a divider. Low output frequency of the MDLL eases the design of the edge injection circuitry. A DFF acts as a 1-bit PQ to detect the phase difference between the reference input and MDLL output. A digital accumulator followed by a modulator-based DAC and LPF generates the control voltage for the multiplexed ring oscillator. The edge injection mechanism of the MDLL achieves low jitter by suppressing jitter accumulation in the multiplexed ring oscillator.
For the FDCPLL, DCO is implemented using hybrid approach as described in [5] . The phase accumulator, decimation filter, and digital proportional-integral loop filter are implemented using automatic synthesis and place/route tools. In Section IV, we provide prototype chip measurements that demonstrate the efficacy of the architecture and implementation techniques described so far.
IV. MEASUREMENT RESULTS
The die micrograph of the proposed two-stage PLL is shown in Fig. 19 . The prototype chip is fabricated in a 65 nm CMOS process. It operates with a supply voltage of 1 V. The first-stage MDLL and the second-stage FDCPLL occupy an active area of 0.22 and 0.32 mm 2 , respectively. The total power consumption when generating 5.053955 GHz output from a 31.25 MHz reference input is 10.1 mW, out of which the MDLL consumes 3 mW. The detailed breakdown of two-stage PLL power consumption is shown in Fig. 19 .
We first describe the second-stage FDCPLL measurements using an external 500-MHz reference clock. The impact of varying the feedback gain, K FB , on FDCPLL performance at 5.25-GHz output frequency is shown in Fig. 20(a) . At this frequency, the digital modulator input is zero in the present implementation. This is similar to measuring the performance of a TDC-based PLL for integer multiplication factor. We observe that for large K FB values, the FDCPLL loop phase margin is low, resulting in peaking and limit cycles. This is attributed to reduced K PQ and lower STF bandwidth for FDC. As K FB is reduced, K PQ as well as STF bandwidth increase. This results in improved phase margin as well as lower input referred quantization noise of the FDC. Consequently, integrated jitter reduces from 3.69 ps rms to 299 fs rms , and in-band phase noise at 600-kHz offset reduces from −94.2 to −109.3 dBc/Hz, as K FB is reduced from 2 −3 to 2 −10 . It is also interesting to note that for sufficiently low K FB values, FDCPLL bandwidth remains almost constant and is independent of jitter. However, FDC-PLL bandwidth is still sensitive to the DCO gain variation, as is the case with conventional PLLs. Fig. 20(b) shows the PLL output phase noise spectra with different configurations at an output frequency of 5.053955 GHz when the fractional spur is out-of-band. These configurations include a type I PLL with a gainscaled FDC without PI, a type II PLL with a gain-scaled FDC without PI, and a type II PLL with the proposed PI-based FDC. The benefits of the type II loop are evident at low frequencies, as the PLLs using type II loop offer 41-dB higher suppression of the DCO flicker noise at 1 kHz. Furthermore, the large PQ non-linearity present in type II PLL with gain-scaled FDC without PI appears at the output in the form of increased in-band phase noise and peaking. For exactly the same loop parameters, the proposed PI-based FDC results in 14 dB better noise floor as well as wider bandwidth compared with gain-scaled FDC. The PLL with gain-scaled FDC also exhibits peaking due to low FDC STF bandwidth. The type I PLL shows an integrated jitter of 12.72 ps rms in the frequency range of 1 kHz-30 MHz due to inferior suppression of DCO noise. Type II PLL jitter using gain-scaled FDC without PI is 1.67 ps rms , while the PLL jitter using the proposed PI-based FDC is 375 fs rms in the frequency range of 1 kHz-30 MHz. The PLL also achieves low in-band phase noise of −106.1 dBc/Hz using the proposed PI-based FDC. Fig. 21(a) shows the PLL output phase noise spectra with different configurations at an output frequency of 5.031738 GHz when the fractional spur is in-band. In this case, the type I PLL shows an integrated jitter of 10.1 ps rms in the frequency range of 1 kHz-30 MHz while the type II PLL jitter using gain-scaled FDC without PI is 1.59 ps rms , which reduces to 404 fs rms when the proposed PI-based FDC is used. The PLL in-band phase noise remains almost the same, i.e., −106 dBc/Hz, using the proposed PI-based FDC. The in-band fractional spur at 488 kHz is −51.4 dBc in the case of the proposed PI-based FDC, which increases to −44.1 dBc when PI is not used.
To measure the integrated jitter and spur performance of the FDCPLL, fractional codes are swept starting from 5.03125 GHz over an offset frequency range of 7.6 kHz-15.6 MHz. As shown in Fig. 21(b) , the maximum spur strength varies between −53 and −80 dBc, while the integrated jitter varies between 373 and 409 fs rms over the same range of frequencies. We cannot add dither to the secondorder digital modulator in the current prototype. This issue as well as PI nonlinearities degrade FDCPLL performance at output frequencies for which the output of the digital modulator is highly tonal. The two-stage PLL achieves larger than 1 MHz bandwidth when generating 5.053955 GHz output frequency from a 31.25 MHz crystal reference. The overall output phase noise of the proposed two-stage PLL is shown in Fig. 22(a) . The output phase noise of the first-stage MDLL is also plotted. When integrated from 1 kHz to 30 MHz, MDLL output jitter is 1.09 ps rms , whereas the overall two-stage PLL jitter is 0.85 ps rms . The increase in output jitter, compared with the case when an external high-frequency reference is used, can be attributed to the increased low-frequency phase noise from crystal reference as well as MDLL. It is also seen that MDLL output has a spur at 91 kHz that appears at the FDCPLL output with a strength of −59.3 dBc. This spur is believed to be caused by the DAC in the MDLL implementation. As shown in Fig. 22(b) , an in-band fractional spur of strength −35 dBc is measured when the two-stage PLL generates an output frequency of 5.031738 GHz while the integrated jitter is 1.22 ps rms . These measurements indicate that the second-stage FDCPLL performance is sensitive to the jitter performance of its reference input. Fig. 23(a) and (b) show the output voltage spectrum of the MDLL and the second-stage output, respectively, when the final output frequency is 5.053955 GHz. A reference spur of −48 dBc is measured at the MDLL output. The second-stage FDCPLL further suppresses this reference spur to −77 dBc. Comparison of the proposed FDC architecture with other published TDC/DTC-based phase detection mechanisms is shown in Table I . Assuming that all the in-band phase noise is caused by the digital phase detection mechanism, the effective resolution is given by [26] 
where L( f ) is in-band phase noise expressed in dBc/Hz and F OUT is the output frequency. It can be seen that the effective resolution of the proposed 1-bit FDC architecture is comparable with the state-of-the-art TDCs and DTCs despite using no calibration. On the other hand, by making use of complex digital calibration schemes, the state-of-theart TDCs and DTCs can achieve better power efficiency compared to the proposed 1-bit FDC. The performance of the proposed two-stage PLL and its comparison with recent digital fractional-N PLLs is shown in Table II . The proposed PLL achieves more than 10 dB better normalized in-band noise floor as well as superior figure of merit compared with other calibration-free digital fractional-N PLLs. While the figure-of-merit of FDCPLL is comparable to calibrated digital fractional-N PLLs, the additional power consumption and jitter introduced by on chip high-frequency reference generator MDLL degrade the overall figure-of-merit.
V. CONCLUSION
In this paper, we have analyzed the "zero-input" first-order 1-bit FDC architecture and identified that reducing the input span of the 1-bit PQ significantly improves the performance of FDC. To this end, we have proposed the use of a PI-based fractional divider in FDC to achieve wide bandwidth and low in-band phase noise for an FDCPLL. To further reduce the quantization noise, we have also presented a two-stage PLL architecture that increases FDC input reference frequency by using an MDLL-based integer-N clock multiplier. Measurement results indicate that the proposed techniques enable a highly digital PLL implementation with 1-bit PQ that achieves −101.6 dBc/Hz in-band phase noise and 1.22 ps rms jitter while generating 5.031 GHz output from 31.25 MHz reference clock input. For the same output frequency, the stand-alone FDCPLL achieves −106.1 dBc/Hz in-band phase noise and 403 fs rms jitter with a 500 MHz reference clock input. The two-stage PLL consumes 10.1 mW power from a 1 V supply, out of which 7.1 mW is consumed by the second-stage FDCPLL.
